hardware generation

LLM-Driven Stepwise Refinement Framework Promises Verifiable Hardware Generation

A new framework from researchers Li et al. combines large language models with formal methods to generate verifiable hardware designs. By applying stepwise transformation rules, the LLM agent produces correct register-transfer level (RTL) programs, addressing the reluctance of engineers to trust AI in high-stakes chip design.